Abstract -Gallium nitride (GaN) is a promising material for next-generation high-power applications due to its wide bandgap, high breakdown field, high electron mobility, and good thermal conductivity. From a structure point of view, the vertical device is more suitable to high-power applications than planar devices because of its area effectiveness. However, it is challenging to obtain a completely upright vertical structure due to inevitable sidewall slope in anisotropic etching of GaN. In this letter, we design and analyze the enhancement-mode n-channel vertical GaN MOSFET with variation of sidewall gate angle by two-dimensional (2D) technology computer-aided design (TCAD) simulations. As the sidewall slope gets closer to right angle, the device performances are improved since a gradual slope provides a leakage current path through the bulk region.
Introduction
The wide bandgap, high electron mobility, high critical electric field, and good thermal conductivity of gallium nitride (GaN) make GaN useful for high-power and hightemperature applications [1] [2] [3] [4] [5] [6] . In recent studies, most of attention has been drawn to either silicon carbide (SiC) power metal-oxide-semiconductor field-effect transistors (MOSFETs) or high electron mobility transistors (HEMTs) [7] [8] [9] [10] [11] . However, the continuous developments of SiC MOSFETs and GaN HEMTs have been hindered by their own limits. SiC MOSFET has weaknesses that it is hard to form high-quality oxide/SiC interface and its channel mobility and device reliability are relatively low [12, 13] . Although the GaN HEMT has high two-dimensional electron gas (2-DEG) density and high mobility, it suffers from current collapse which is mainly due to the electric field induced from the AlGaN surface under the gate and large gate leakage current which is owing to the absence of gate insulator [14] . It also operates at normally-on mode due to the existence of 2-DEG populated below Fermi level under equilibrium condition at zero bias. The GaN MOSFET can be also operated at a normally-off mode with much lower gate leakage current under certain design conditions while its high electron mobility and density can be somehow sacrificed. Although SiC MOSFET has been a dominant power device, GaN MOSFET has superiority in terms of high-quality GaN channel-gate insulator interface, high mobility, and blocking voltage [5, 13] . Vertical channel provides advantages of high current density per unit area and scalability of gate length. Also, it helps achieving simpler and less destructive processing (less damage) getting rid of either ion implantation process or electron-beam irradiation in device fabrication than lateral channel, since a vertical GaN device is usually fabricated by epitaxial growths [15] [16] [17] . In addition, the cylindrical-shaped structure brings higher gate control-ability and enhanced current drivability [18, 19] . However, fabrication of a complete vertical structure can be challenging due to the etching process for sidewall formation that substantially controls the device performances. For this reason, the sidewall gate slope can be regarded as one of the design variables.
In this work, the effects of sidewall gate slope and the electrical characteristics of enhancement-mode n-channel vertical GaN MOSFET are closely investigated. The device was designed by a two-dimensional (2D) technology computer-aided design (TCAD) simulations [20] . Maximum drain current (I max ), on-state resistance (R on ), threshold voltage (V th ), subthreshold swing (S), transconductance (g m ), and breakdown voltage (V B ) are examined. , in sequence. The sidewall gate angle is defined as the acute angle between the substrate and the sidewall, as indicated at the right-side bottom of the gate in Fig. 1(b) For higher accuracy and quality in simulation work, we have been included the k.p band parameter model for wurtzite structure of GaN in order to calculate the effective masses and band edge energies. We also added the specific electric field-dependent mobility models for GaN and the direct recombination model accounting for high level injection effects. The Fowler-Nordheim tunneling model has been included for the analysis of electron tunneling phenomenon into conduction band of the gate dielectric when the electric field across the gate dielectric is adequately high. In addition to this, the Shockley-ReadHall (SRH) recombination model, the Selberherr's impact ionization model for the off-state breakdown characteristic, and other material-related parameters for GaN have been included [20] . 
Simulation Results and Discussions

Results and discussions
With above-mentioned structure, its device characteristics are investigated at different sidewall angles. Figs. 2(a)-(c) show the output characteristics of the simulated nchannel vertical GaN MOSFET as the sidewall angle varies. As the sidewall angle increases, I max increases owing to reduction of channel resistance and R on , accordingly: a larger sidewall angle shortens the channel length and drift region. In the same manner, I max decreases and R on increases as the sidewall angle gets smaller. Fig. 3 (a) depicts R on and I max as a function of sidewall angle, where R on and I max show monotonic decrease and increase, respectively, as could be inferred by Figs. 2(a)-(c) . I max values were 34.3 mA/mm, 105.5 mA/mm, and 934.0 mA/mm, respectively, when the sidewall angles were 15°, 36°, and 90°. Also, at these angles, R on 's were 36. , and 1.6 mΩ·cm 2 , in sequence. In practice, GaN layer has wurtzite crystal structure. After the mesa etching process, GaN layer has the sidewall slope and the dislocations such as defects or traps may occur due to the anisotropic effect. Owing to these defects of traps in the surface of sidewall, the electron mobility and the drain current are expected to decrease due to the current collapse [21, 22] . In this paper, however, the influence of channel length modulation is investigated in priority because the change of the L ch and L SD by sidewall slope is more dominant. Fig. 3(b) shows the method of extracting R on of a device of which sidewall angle is 36°. The above simulation results show that larger sidewall angle warrants better R on and I max at the same time. Fig. 4 shows the change of R on as a function of L SD and the change of L SD with different sidewall angles is displayed in inset of figure. As the sidewall angle varies, the L SD also varies with the variation of L ch . As shown in Fig. 4 , the R on is directly proportional to the L SD . In other words, there is a linear relationship between R on and L SD because the distance between the source and drain behaves like a resistor towards electrons.
Figs. 5(a)-(c) demonstrate the I D -V GS transfer curves and transconductances (g m ) at different sidewall angles. V th was extracted based on the constant current method (at the gate voltage for which I DS = 10 -1 mA/mm). V DS was kept constant at 10 V during the V GS sweep. V th 's were 4.9 V, 3.5 V, and 2.9 V at sidewall angles of 15°, 36°, and 90°, respectively, where the lowering at higher angles was due to the reduction of physical channel length. Peak transconductance was 2.6 mS/mm at a sidewall angle of 15°, 6.9 mS/mm at 36°, and 53.2 mS/mm at 90°. Again, these results support that larger sidewall angle ensures better DC performances along with the parameters in the previous part. Fig. 6 demonstrates the I D -V GS curves at different sidewall angles (V DS = 10 V for V GS sweep). It is shown that the off-state currents (I off 's) of the devices are below nA level, which indicates that the devices are in the complete pinch-off states. The current ratios (I on /I off ) are 1.8×10
11 at a sidewall angle of 15°, 1.6×10 12 at 36°, and 4.5×10 13 at 90°. Further, S values were 157.1 mV/dec, 119.3 mV/dec, and 87.6 mV/dec at 15°, 36°, and 90°, respectively. These results also stem from the effect of physical channel length modulated by controlling the sidewall angle. The increase of the sidewall angle results in shortening the channel length alongside increasing the threshold voltage. Therefore, on-state current increases drastically. The on-state currents vary depending on the sidewall angles, whereas the off-state currents are kept similarly. For this reason, S is also influenced by the sidewall angles. leakage current tends to flow through the bulk region of GaN layer more probably. On the contrary, the leakage current conducts not through the bulk region of GaN layer but through the gate electrode as the sidewall angle is relatively large. This gate leakage current results from high electric field at the drain-side gate edge. Figs. 8(a)-(d) indicate the electron concentrations after the occurrence of breakdown leakage currents and each biases are displayed in inset of figures. With the aforementioned off-state breakdown characteristics, introduction of a proper passivation layer such as either AlN thin film [23, 24] or field plate [25, 26] enhances the robustness against the breakdown.
Conclusion
In this work, we investigated the effects of sidewall angles on electrical characteristics of enhancement-mode n-channel vertical GaN MOSFET in terms of I max , R on , V th , S, and V B . As the result, larger sidewall angle improves the overall device performances. Therefore, it would be critical to construct the sidewall gates with right angles as much as the anisotropic dry etching permits, for both device performances and area-effectiveness. One drawback that sharp slope might bring is the breakdown characteristics but it would overcome by appropriate passivation techniques relieving the electric field at the gate edge. 
